Publication

Power, Area, and Performance Optimization of Standard Cell Memory Arrays Through Controlled Placement

Related publications (168)

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Power, Area, and Performance Optimization of Standard Cell Memory Arrays Through Controlled Placement

Graph Chatbot

Chat with Graph Search

A Low-Voltage Radiation-Hardened 13T SRAM Bitcell for Ultralow Power Space Applications

Chip-Level CMOS Co-Integration of ReRAM-Based Non-Volatile Memories

Vertical versus lateral tunneling FET non-volatile memory cell

Co-design of ReRAM Passive Crossbar Arrays Integrated in 180nm CMOS Technology

Key/Value-enabled Flash Memory for Complex Scientific Workflows with On-line Analysis and Visualization

10.1 A pin-efficient 20.83Gb/s/wire 0.94pJ/bit forwarded clock CNRZ-5-coded SerDes up to 12mm for MCM packages in 28nm CMOS

An MIG-based Compiler for Programmable Logic-in-Memory Architectures

Methods and systems for pin-efficient memory controller interface using vector signaling codes for chip-to-chip communications

Statistical Fault Injection for Impact-Evaluation of Timing Errors on Application Performance

Statistical Fault Injection for Impact-Evaluation of Timing Errors on Application Performance

Chip-Level CMOS Co-Integration of ReRAM-Based Non-Volatile Memories

A Low-Voltage Radiation-Hardened 13T SRAM Bitcell for Ultralow Power Space Applications

An MIG-based Compiler for Programmable Logic-in-Memory Architectures

Statistical Fault Injection for Impact-Evaluation of Timing Errors on Application Performance

Vertical versus lateral tunneling FET non-volatile memory cell

Key/Value-enabled Flash Memory for Complex Scientific Workflows with On-line Analysis and Visualization

10.1 A pin-efficient 20.83Gb/s/wire 0.94pJ/bit forwarded clock CNRZ-5-coded SerDes up to 12mm for MCM packages in 28nm CMOS

Methods and systems for pin-efficient memory controller interface using vector signaling codes for chip-to-chip communications

Co-design of ReRAM Passive Crossbar Arrays Integrated in 180nm CMOS Technology

Statistical Fault Injection for Impact-Evaluation of Timing Errors on Application Performance