Publication

Negative Capacitance as Universal Digital and Analog Performance Booster for Complementary MOS Transistors

Publications associées (119)

À propos
Confidentialité
Mentions légales

Graph Chatbot

Chattez avec Graph Search

Posez n’importe quelle question sur les cours, conférences, exercices, recherches, actualités, etc. de l’EPFL ou essayez les exemples de questions ci-dessous.

AVERTISSEMENT : Le chatbot Graph n'est pas programmé pour fournir des réponses explicites ou catégoriques à vos questions. Il transforme plutôt vos questions en demandes API qui sont distribuées aux différents services informatiques officiellement administrés par l'EPFL. Son but est uniquement de collecter et de recommander des références pertinentes à des contenus que vous pouvez explorer pour vous aider à répondre à vos questions.

Connectez-vous pour utiliser Chat avec Graph Search

Negative Capacitance as Universal Digital and Analog Performance Booster for Complementary MOS Transistors

Graph Chatbot

Chattez avec Graph Search

The high-mobility bended n-channel silicon nanowire transistor

Ferroelectric transistors with improved characteristics at high temperature

Non-hysteretic ferroelectric tunnel FET with improved conductance at Curie temperature

Non-hysteretic ferroelectric tunnel FET with improved conductance at Curie temperature

Characterization & Modeling of Gate-Induced-Drain-Leakage with complete overlap and fringing model

Small signal analysis of electrically-stressed oxides with Poisson-Schroedinger based multiphonon capture model

Lukasiewicz fuzzy logic networks and their ultra low power hardware implementation

An influence of current-leakage in analog memory on training Kohonen neural network implemented on silicon

Highly Reliable Carbon Nanotube Transistors with Patterned Gates and Molecular Gate Dielectric

Subthreshold Leakage Reduction: A Comparative Study of SCL and CMOS Design

Ferroelectric transistors with improved characteristics at high temperature

The high-mobility bended n-channel silicon nanowire transistor

Non-hysteretic ferroelectric tunnel FET with improved conductance at Curie temperature

Non-hysteretic ferroelectric tunnel FET with improved conductance at Curie temperature

Characterization & Modeling of Gate-Induced-Drain-Leakage with complete overlap and fringing model

Small signal analysis of electrically-stressed oxides with Poisson-Schroedinger based multiphonon capture model

An influence of current-leakage in analog memory on training Kohonen neural network implemented on silicon

Highly Reliable Carbon Nanotube Transistors with Patterned Gates and Molecular Gate Dielectric

Subthreshold Leakage Reduction: A Comparative Study of SCL and CMOS Design

Lukasiewicz fuzzy logic networks and their ultra low power hardware implementation