Publication

Negative Capacitance as Universal Digital and Analog Performance Booster for Complementary MOS Transistors

Publications associées (119)

À propos
Confidentialité
Mentions légales

Graph Chatbot

Chattez avec Graph Search

Posez n’importe quelle question sur les cours, conférences, exercices, recherches, actualités, etc. de l’EPFL ou essayez les exemples de questions ci-dessous.

AVERTISSEMENT : Le chatbot Graph n'est pas programmé pour fournir des réponses explicites ou catégoriques à vos questions. Il transforme plutôt vos questions en demandes API qui sont distribuées aux différents services informatiques officiellement administrés par l'EPFL. Son but est uniquement de collecter et de recommander des références pertinentes à des contenus que vous pouvez explorer pour vous aider à répondre à vos questions.

Connectez-vous pour utiliser Chat avec Graph Search

Negative Capacitance as Universal Digital and Analog Performance Booster for Complementary MOS Transistors

Graph Chatbot

Chattez avec Graph Search

Gate Leakage Tunneling Impact on the InAs/GaSb Heterojunction Electron-Hole Bilayer Tunneling Field-Effect Transistor

A back-illuminated 3D-stacked single-photon avalanche diode in 45nm CMOS technology, 2017 IEEE International Electron Devices Meeting (IEDM)

Negative Capacitance as Performance Booster for Tunnel FETs and MOSFETs: An Experimental Study

Static negative capacitance of a ferroelectric nano-domain nucleus

Total ionizing dose effects on a 28 nm Hi-K metal-gate CMOS technology up to 1 Grad

Benchmarking of Homojunction Strained-Si NW Tunnel FETs for Basic Analog Functions

Characterization of bipolar transistors for cryogenic temperature sensors in standard CMOS, 2016 IEEE SENSORS

Negative Capacitance Field Effect Transistors; Capacitance Matching and non-Hysteretic Operation

Negative Capacitance Tunnel FETs: Experimental Demonstration of Outstanding Simultaneous Boosting of On-current, Transconductance, Overdrive, and Swing

Negative Capacitance Tunnel FETs: Experimental Demonstration of Outstanding Simultaneous Boosting of On-current, Transconductance, Overdrive, and Swing

Negative Capacitance as Performance Booster for Tunnel FETs and MOSFETs: An Experimental Study

Negative Capacitance Field Effect Transistors; Capacitance Matching and non-Hysteretic Operation

Static negative capacitance of a ferroelectric nano-domain nucleus

A back-illuminated 3D-stacked single-photon avalanche diode in 45nm CMOS technology, 2017 IEEE International Electron Devices Meeting (IEDM)

Total ionizing dose effects on a 28 nm Hi-K metal-gate CMOS technology up to 1 Grad

Benchmarking of Homojunction Strained-Si NW Tunnel FETs for Basic Analog Functions

Characterization of bipolar transistors for cryogenic temperature sensors in standard CMOS, 2016 IEEE SENSORS

Negative Capacitance Tunnel FETs: Experimental Demonstration of Outstanding Simultaneous Boosting of On-current, Transconductance, Overdrive, and Swing

Negative Capacitance Tunnel FETs: Experimental Demonstration of Outstanding Simultaneous Boosting of On-current, Transconductance, Overdrive, and Swing

Gate Leakage Tunneling Impact on the InAs/GaSb Heterojunction Electron-Hole Bilayer Tunneling Field-Effect Transistor