Publication

A Low-Power Adaptive Bias/Clock Generator for Fine-Grained Voltage and Frequency Scaling in Multi-Core Systems

Publications associées (77)

À propos
Confidentialité
Mentions légales

Graph Chatbot

Chattez avec Graph Search

Posez n’importe quelle question sur les cours, conférences, exercices, recherches, actualités, etc. de l’EPFL ou essayez les exemples de questions ci-dessous.

AVERTISSEMENT : Le chatbot Graph n'est pas programmé pour fournir des réponses explicites ou catégoriques à vos questions. Il transforme plutôt vos questions en demandes API qui sont distribuées aux différents services informatiques officiellement administrés par l'EPFL. Son but est uniquement de collecter et de recommander des références pertinentes à des contenus que vous pouvez explorer pour vous aider à répondre à vos questions.

Connectez-vous pour utiliser Chat avec Graph Search

A Low-Power Adaptive Bias/Clock Generator for Fine-Grained Voltage and Frequency Scaling in Multi-Core Systems

Graph Chatbot

Chattez avec Graph Search

Ultra Low-Power Frequency Synthesizers for Duty Cycled IoT radios

An Ultra-Low Power NVM-Based Multi-Core Architecture for Embedded Bio Signal Processing

Statistical Fault Injection for Impact-Evaluation of Timing Errors on Application Performance

Statistical Fault Injection for Impact-Evaluation of Timing Errors on Application Performance

Jitter Analysis and Measurement in Subthreshold Source-Coupled Differential Ring Oscillators

Exploiting Dynamic Timing Margins in Microprocessors for Frequency-Over-Scaling with Instruction-Based Clock Adjustment

Near/Sub-Threshold Circuits and Approximate Computing: The Perfect Combination for Ultra-Low-Power Systems

Design of ultra low-power RF oscillators based on the inversion coefficient methodology using BSIM6 model

Temperature-Aware Runtime Power Management for Chip-Multiprocessors with 3-D Stacked Cache

Ultra-Low Power Multicore Architecture For Parallel Biomedical Signal Processing

Ultra-Low Power Multicore Architecture For Parallel Biomedical Signal Processing

Temperature-Aware Runtime Power Management for Chip-Multiprocessors with 3-D Stacked Cache

Design of ultra low-power RF oscillators based on the inversion coefficient methodology using BSIM6 model

Near/Sub-Threshold Circuits and Approximate Computing: The Perfect Combination for Ultra-Low-Power Systems

Exploiting Dynamic Timing Margins in Microprocessors for Frequency-Over-Scaling with Instruction-Based Clock Adjustment

Jitter Analysis and Measurement in Subthreshold Source-Coupled Differential Ring Oscillators

Statistical Fault Injection for Impact-Evaluation of Timing Errors on Application Performance

Statistical Fault Injection for Impact-Evaluation of Timing Errors on Application Performance

An Ultra-Low Power NVM-Based Multi-Core Architecture for Embedded Bio Signal Processing

Ultra Low-Power Frequency Synthesizers for Duty Cycled IoT radios