Lecture

Semicustom RTL Design: Backend

Description

This lecture covers the backend design flow in semicustom ASIC design, starting from RTL description to physical design data. It explains the process of building chips from IPs and standard cells, emphasizing timing constraints and power planning. The lecture details the steps involved in the backend design flow, such as layout, clock tree generation, and tapeout preparation. It also discusses floorplanning, core area determination, macro placement, power planning, and clock distribution. The importance of macro placement guidelines, congestion maps, global routing, clock tree synthesis, and detail routing is highlighted.

About this result
This page is automatically generated and may contain information that is not correct, complete, up-to-date, or relevant to your search query. The same applies to every other page on this website. Please make sure to verify the information with EPFL's official sources.