Lecture

Design for Testability: Techniques and Hardware

Description

This lecture covers the design for testability (DFT) techniques in VLSI systems, focusing on ensuring fault detection, reducing test development and execution time. It explores ad-hoc and structured DFT methods, scan design, and the operation of scan-path architecture. The presentation delves into the hardware requirements, scan layout procedures, and the evolution from traditional PCB testing to JTAG boundary scan. It also discusses the IEEE 1149.1-1990 JTAG standard, system test logic, and the TAP controller signals. The lecture concludes with an overview of boundary-scan cells, scan chain views, and types of instructions in the JTAG process.

About this result
This page is automatically generated and may contain information that is not correct, complete, up-to-date, or relevant to your search query. The same applies to every other page on this website. Please make sure to verify the information with EPFL's official sources.

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.