Lecture

Built-In Self-Test (BIST): Techniques and Implementations

Description

This lecture covers the concept of Built-In Self-Test (BIST) in VLSI systems, focusing on techniques and circuit configurations that enable a circuit to test itself. It discusses the benefits of BIST, such as improved controllability and observability, reduced reliance on external test equipment, and concurrent testing during normal system operation. The drawbacks and costs of BIST, including area overhead, timing issues, and development challenges, are also explored. The lecture delves into the detailed implementation of BIST, including test result analysis, test pattern generation, and the role of various components like Test Pattern Generator (TPG) and Response Analyzer (RA). Additionally, it explains the use of Linear Feedback Shift Registers (LFSRs) for test pattern generation and the importance of primitive polynomials in generating pseudo-random sequences.

About this result
This page is automatically generated and may contain information that is not correct, complete, up-to-date, or relevant to your search query. The same applies to every other page on this website. Please make sure to verify the information with EPFL's official sources.

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.