Lecture

Testing of VLSI Systems

In course

Fugiat quis ut commodo irure ex mollit qui minim ullamco. Veniam nostrud aute minim ut est tempor. Ad et ad enim occaecat cupidatat duis aute magna velit.

Description

This lecture covers the concepts of defects, errors, and faults in VLSI systems, including fault models, fault levels, and examples of defects in chips. It explains the challenges of scaling and complexity testing, functional vs. structural testing, and the single stuck-at fault model. The lecture also delves into fault equivalence, fault collapsing, and fault detection in NAND gates.

Instructor

nisi Lorem

Id est incididunt in mollit officia aliquip consequat cillum Lorem est sunt magna eu ex. Quis ipsum labore ad et laborum veniam enim sunt laboris reprehenderit laboris consectetur. Magna ut laboris adipisicing sunt non in ut adipisicing incididunt magna duis.

Official source

https://mediaspace.epfl.ch/media/0_ya40ep2l

About this result

This page is automatically generated and may contain information that is not correct, complete, up-to-date, or relevant to your search query. The same applies to every other page on this website. Please make sure to verify the information with EPFL's official sources.

Ontological neighbourhood

Electrical engineering

Electronic engineering: Digital electronics

Related lectures (42)

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.