Publication

On-Chip Digital Background Calibration of Pipelined Analog-to-Digital Converters using Digital Assistance to support Nonlinear Residue Amplification

Related publications (173)

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

On-Chip Digital Background Calibration of Pipelined Analog-to-Digital Converters using Digital Assistance to support Nonlinear Residue Amplification

Graph Chatbot

Chat with Graph Search

Finite Bit Quantization For Decentralized Learning Under Subspace Constraints

Comparison of Two in Pixel Source Follower Schemes for Deep Subelectron Noise CMOS Image Sensors

High-Speed ADC Design and Optimization for Wireline Links

Sensitivity, Noise and Resolution in a B -Modified Foundry-Made ISFET with Miniaturized Reference Electrode for Wearable Point-of-Care Applications

Low Noise Clock Generation: Modeling, Analysis and Implementation

A 32 Gb/s PAM-16 TX and ADC-Based RX AFE with 2-tap embedded analog FFE in 28 nm FDSOI

Modified Joint Channel-and-Data Estimation for One-Bit Massive MIMO

Asynchronous sar adc with unit length capacitors and constant common mode monotonic switching

An 8-Bit 800 MS/s Loop-Unrolled SAR ADC With Common-Mode Adaptive Background Offset Calibration in 28 nm FDSOI

An Ultra Low-Noise Micropower PPG Sensor