Publication

A Scalable and Adaptive Technique for Compensating Process Variations and Controlling Leakage and Delay in the FPGA

Related publications (58)

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

A Scalable and Adaptive Technique for Compensating Process Variations and Controlling Leakage and Delay in the FPGA

Graph Chatbot

Chat with Graph Search

Enhancement Mode Tri-gate GaN Power Devices and Logic Circuits

Negative Capacitance as Universal Digital and Analog Performance Booster for Complementary MOS Transistors

Exploration of Negative Capacitance Devices and Technologies

Subthreshold Mismatch in Nanometer CMOS at Cryogenic Temperatures

A machine learning approach for power gating the FPGA routing network

Minimum Energy Point in Constant Frequency Designs under Adaptive Supply Voltage and Body Bias Adjustment in 55 nm DDC

Gate Leakage Tunneling Impact on the InAs/GaSb Heterojunction Electron-Hole Bilayer Tunneling Field-Effect Transistor

Characterization and Modeling of Gigarad-TID-Induced Drain Leakage Current of 28-nm Bulk MOSFETs

A Design-oriented Charge-based Simplified Model for FDSOI MOSFETs

Modeling and optimization of Tunnel-FET architectures exploiting carrier gas dimensionality