Publication

A High-PDE, Backside-Illuminated SPAD in 65/40-nm 3D IC CMOS Pixel With Cascoded Passive Quenching and Active Recharge

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

A High-PDE, Backside-Illuminated SPAD in 65/40-nm 3D IC CMOS Pixel With Cascoded Passive Quenching and Active Recharge

Graph Chatbot

Chat with Graph Search

Towards Scalable Electronics: Synthetic 2D Materials for Large-Area 2D Circuit Integration

Strain relaxation and multidentate anchoring in n-type perovskite transistors and logic circuits

Integrated Wireless Power, Data Communication, and Thermal Sensing System for Autonomous Multisite Brain Implants

SPAD Developed in 55 nm Bipolar-CMOS-DMOS Technology Achieving Near 90% Peak PDP

Active Voltage Balancing with Seamless Integration into Dual Gate Driver for Series Connection of SiC MOSFETs

Silicon CMOS and InGaAs(P)/InP SPADs for NIR/SWIR detection

Contemporary Logic Synthesis: with an Application to AQFP Circuit Optimization

Doping Engineering for PDP Optimization in SPADs Implemented in 55-nm BCD Process

Advanced Silicon and SWIR Single-Photon Avalanche Diodes: Design, Simulation, and Characterization

Lithium tantalate photonic integrated circuits for volume manufacturing