Publication

Fab-to-fab and run-to-run variability in 130 nm and 65 nm CMOS technologies exposed to ultra-high TID

Related publications (44)

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Fab-to-fab and run-to-run variability in 130 nm and 65 nm CMOS technologies exposed to ultra-high TID

Graph Chatbot

Chat with Graph Search

Thermal aware design and comparative analysis of a high performance 64-bit adder in FD-SOI and bulk CMOS technologies

Avalanche Microwave Noise Sources in Commercial 90-nm CMOS Technology

Ultra Low Voltage Synthesizable Memories: A Trade-Off Discussion in 65 nm CMOS

Design methodology for low power RF LNA based on the figure of merit and the inversion coefficient

Fabrication of nanoporous membranes through silicon templates : two different approaches

Tunnel Field Effect Transistors

A 2.4-GHz low complexity polar transmitter using dynamic biasing for IEEE 802.15.6

A 2.4-GHz low power polar transmitter for wireless body area network applications

A 90GS/s 8b 667mW 64x Interleaved SAR ADC in 32nm Digital SOI CMOS