Publication

Configurable Circuits Featuring Dual-Threshold-Voltage Design With Three-Independent-Gate Silicon Nanowire FETs

Publications associées (74)

À propos
Confidentialité
Mentions légales

Graph Chatbot

Chattez avec Graph Search

Posez n’importe quelle question sur les cours, conférences, exercices, recherches, actualités, etc. de l’EPFL ou essayez les exemples de questions ci-dessous.

AVERTISSEMENT : Le chatbot Graph n'est pas programmé pour fournir des réponses explicites ou catégoriques à vos questions. Il transforme plutôt vos questions en demandes API qui sont distribuées aux différents services informatiques officiellement administrés par l'EPFL. Son but est uniquement de collecter et de recommander des références pertinentes à des contenus que vous pouvez explorer pour vous aider à répondre à vos questions.

Connectez-vous pour utiliser Chat avec Graph Search

Configurable Circuits Featuring Dual-Threshold-Voltage Design With Three-Independent-Gate Silicon Nanowire FETs

Graph Chatbot

Chattez avec Graph Search

Characterization of Plasma-Induced Damage of Selectively Recessed GaN/InAlN/AlN/GaN Heterostructures Using SiCl4 and SF6

Metal-related gate sinking due to interfacial oxygen layer in Ir/InAlN high electron mobility transistors

Characterization & Modeling of Gate-Induced-Drain-Leakage with complete overlap and fringing model

Methodology for the Digital Calibration of Analog Circuits and Systems Using Sub-binary Radix DACs

Analysis of degradation mechanisms in lattice-matched InAlN/GaN high-electron-mobility transistors

Asymmetrically strained all-silicon Tunnel FETs featuring 1V operation

Carbon-Based Field-Effect Transistors for Nanoelectronics

Methodology for the Digital Calibration of Analog Circuits and Systems Using Sub-binary Radix DACs

DRAM Based on Hysteresis in Impact Ionization Single-Transistor-Latch

Finite element analysis and analytical simulations of Suspended Gate-FET for ultra-low power inverters

Characterization of Plasma-Induced Damage of Selectively Recessed GaN/InAlN/AlN/GaN Heterostructures Using SiCl4 and SF6

Metal-related gate sinking due to interfacial oxygen layer in Ir/InAlN high electron mobility transistors

Methodology for the Digital Calibration of Analog Circuits and Systems Using Sub-binary Radix DACs

Analysis of degradation mechanisms in lattice-matched InAlN/GaN high-electron-mobility transistors

Methodology for the Digital Calibration of Analog Circuits and Systems Using Sub-binary Radix DACs

Characterization & Modeling of Gate-Induced-Drain-Leakage with complete overlap and fringing model

Carbon-Based Field-Effect Transistors for Nanoelectronics

DRAM Based on Hysteresis in Impact Ionization Single-Transistor-Latch

Asymmetrically strained all-silicon Tunnel FETs featuring 1V operation

Finite element analysis and analytical simulations of Suspended Gate-FET for ultra-low power inverters