Lecture
Test of VLSI Systems: ATPG and Fault Coverage
In course
DEMO: ad reprehenderit qui
Adipisicing sit et nisi ullamco minim ad ea ex est dolore consectetur. Aliqua sunt voluptate aliqua ipsum ad Lorem. Dolore esse reprehenderit culpa officia elit labore esse ipsum dolore irure est esse. Deserunt proident nostrud dolor eu aliquip laboris laborum qui.
Description
This lecture covers the generation of test vector patterns for VLSI systems, focusing on combinational and sequential ATPG algorithms. It explains the computational burden of functionally and structurally testing circuits, the concept of ATPG, search space abstractions, and Roth's 5-valued algebra. The path sensitization method is detailed, illustrating how faults are activated, propagated, and justified. Examples demonstrate the application of path sensitization in identifying faults and generating test vectors. The lecture concludes with the D-algorithm, essential prime implicants, and the propagation of fault effects through gates.
Instructor
ad occaecat
Officia aliqua amet fugiat non veniam sunt adipisicing dolore adipisicing quis. Fugiat fugiat consequat cillum culpa est consequat sit amet officia eu quis cillum tempor laborum. Reprehenderit in proident magna adipisicing sint exercitation. Incididunt sunt dolor ad id minim duis enim cillum. Excepteur esse anim non eiusmod est quis sint est excepteur. Ullamco voluptate anim ex excepteur ullamco eu. Dolore ut ad aute laboris excepteur irure commodo Lorem mollit sint magna incididunt deserunt.
Official source
About this result
This page is automatically generated and may contain information that is not correct, complete, up-to-date, or relevant to your search query. The same applies to every other page on this website. Please make sure to verify the information with EPFL's official sources.
Ontological neighbourhood
Related lectures (34)
Test of VLSI Systems: Combinational and Sequential ATPG
Covers the generation of test vector patterns, fault modeling, structural vs. functional tests, and the implementation of time-frame expansion.
Testing of VLSI Systems
Explores defects, errors, and fault models in VLSI systems, emphasizing fault collapsing and dominance.
Fault Simulation and Testability Analysis
Covers fault simulation, testability analysis, and fault list generation in VLSI systems.
Logic Systems: Karnaugh Maps and TTL Gates
Explores Karnaugh maps, TTL gates, analog aspects of digital logic, and prime implicants.
Logical Effort: Fundamentals of VLSI Design
Covers the Logical Effort method for optimizing logic delay and gate sizing impact.