Lecture

Test of VLSI Systems: Combinational and Sequential ATPG

Description

This lecture covers the necessity and costs of testing VLSI systems, fault modeling, simulation, and test quality measurement. It delves into generating test vector patterns, structural vs. functional tests, scan design, search space abstractions, and the five values algebra. The computational burden of functionally and structurally testing a 64-bit adder is discussed, along with the Automatic Test-Pattern Generator (ATPG) algorithm, search space abstractions, and Roth's 5-valued algebra. Path sensitization methods, D-algorithm, backward and forward implications, fault cones, and D-frontiers are explained. The lecture concludes with examples of circuit path sensitization and the implementation of time-frame expansion for fault detection in sequential circuits.

About this result
This page is automatically generated and may contain information that is not correct, complete, up-to-date, or relevant to your search query. The same applies to every other page on this website. Please make sure to verify the information with EPFL's official sources.

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.